COMPARATOR

DIVIDING RATIO CONTROL

PHASE

RESET -

SYNCHRONIZATION SIGNAL OR INTERPOLATION SIGNAL THEREOF

8

<u>,</u>2

8

8 3

Sync 1)

Sync 2

66: CONTROL LOOP


►Vsync

68: CONTROL LOOP

8

RESET

FIG.1



PHASE

SYNCHRONIZATION SIGNAL DETECTING CIRCUIT


PHASE

φ]

 $(\overline{\mathcal{U}})$

READ EFM SIGNAL





Morito Morishima
METHOD OF CONSECUTIVE WRITING
RECORDABLE DISC

Sheet 3 of 9

3/9




FIG.3

4/9






FIG. 5



6/9 FIG.6






FIG.7

